

<sup>3</sup>  
FIGS. 3 (a) to <sup>(e)</sup> are schematic diagrams of the plating growing process for illustrating the effect of the present invention;

<sup>4</sup>  
FIGS. 4 (a) to <sup>(e)</sup> are sectional process diagrams showing the procedures of the damascene process according to an embodiment of the present invention;

<sup>5</sup>  
FIGS. 5 (a) and <sup>(b)</sup> are experimental data diagrams that compare the Rs of the Damascene wiring formed in an embodiment of the present invention to the Rs of the damascene wiring  
10 according to a prior art;

<sup>6</sup>  
FIGS. 6 (a) to <sup>(c)</sup> are sectional process diagrams showing the procedures of a conventional damascene process; and

<sup>7</sup>  
FIGS. 7 (a) to <sup>(c)</sup> are schematic diagrams for illustrating the effect of the additive in the plating bath used in the  
15 present invention.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Next, the embodiments of a semiconductor device according to the present invention will be described referring to the drawings. In the Cu plating process in the damascene process, as shown in the conventional example, bottom-up plating using a plating bath containing a brightener and a suppressor is required to bury fine patterns without forming voids; however, protrusions occur on the fine patterns. As described above, this is caused by the concentration gradient of the brightener for accelerating the plating reaction. In order to inhibit the protrusions on the wiring patterns, it is considered that